Difference between revisions of "CSSE232 - Computer Architecture 1"
(Add Comp Arch page) |
(Add note about final project being outdated) |
||
| (2 intermediate revisions by 2 users not shown) | |||
| Line 1: | Line 1: | ||
== Class Description == | == Class Description == | ||
In Computer Architecture, you build on your skills from ECE233 to design a computer processor with a group of other students using Verilog HDL. | In Computer Architecture, you build on your skills from [[ECE233 - Introduction to Digital Systems|ECE233]] to design a computer processor with a group of other students using Verilog HDL. | ||
{| class="wikitable" | {| class="wikitable" | ||
|Reading | |Reading | ||
| Line 25: | Line 25: | ||
=== Final Project === | === Final Project === | ||
Whatever you do for your final project, avoid pipe lining at all costs. | Note: The final project changed substantially starting in Fall 2024. The following may no longer be relevant | ||
Whatever you do for your final project, avoid pipe lining at all costs. It is extremely complex and you will regret your life choices during 10th week. Also keep in mind that around Week 7 your instructor will cut the size of your memory down dramatically, so build you CPU to be able to handle that in few changes. If you end up implementing a Memory to Memory CPU, see if you can get your instructor to allow you to use 32-bit instructions. They often say yes because they know how difficult it is to do M2M without it. | |||
Latest revision as of 18:31, 15 October 2024
Class Description[edit | edit source]
In Computer Architecture, you build on your skills from ECE233 to design a computer processor with a group of other students using Verilog HDL.
| Reading | Recommended |
| Homework | |
| Exams | 2 |
| Final Exam | No |
| Final Project | Yes |
| Flipped Classroom | No |
Advice for Students Taking CSSE232[edit | edit source]
Final Project[edit | edit source]
Note: The final project changed substantially starting in Fall 2024. The following may no longer be relevant
Whatever you do for your final project, avoid pipe lining at all costs. It is extremely complex and you will regret your life choices during 10th week. Also keep in mind that around Week 7 your instructor will cut the size of your memory down dramatically, so build you CPU to be able to handle that in few changes. If you end up implementing a Memory to Memory CPU, see if you can get your instructor to allow you to use 32-bit instructions. They often say yes because they know how difficult it is to do M2M without it.