Difference between revisions of "CSSE232 - Computer Architecture 1"

From RHLUG Wiki
Jump to navigation Jump to search
(Add Comp Arch page)
 
(Add some more details)
Line 25: Line 25:


=== Final Project ===
=== Final Project ===
Whatever you do for your final project, avoid pipe lining at all costs. If you end up implements a Memory to Memory CPU, see if you can get your instructor to allow you to use 32-bit instructions. Also keep in mind that around Week 7 your instructor will cut the size of your memory down dramatically, so build you CPU to be able to handle that in few changes.
Whatever you do for your final project, avoid pipe lining at all costs. It is extremely complex and you will regret your life choices during 10th week. Also keep in mind that around Week 7 your instructor will cut the size of your memory down dramatically, so build you CPU to be able to handle that in few changes. If you end up implementing a Memory to Memory CPU, see if you can get your instructor to allow you to use 32-bit instructions. They often say yes because they know how difficult it is to do M2M without it.

Revision as of 03:45, 13 February 2024

Class Description

In Computer Architecture, you build on your skills from ECE233 to design a computer processor with a group of other students using Verilog HDL.

Reading Recommended
Homework
Exams 2
Final Exam No
Final Project Yes
Flipped Classroom No

Advice for Students Taking CSSE232

Final Project

Whatever you do for your final project, avoid pipe lining at all costs. It is extremely complex and you will regret your life choices during 10th week. Also keep in mind that around Week 7 your instructor will cut the size of your memory down dramatically, so build you CPU to be able to handle that in few changes. If you end up implementing a Memory to Memory CPU, see if you can get your instructor to allow you to use 32-bit instructions. They often say yes because they know how difficult it is to do M2M without it.